



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/784,995	02/25/2004	Kenichi Kaki	566.32253CC8	9779

20457 7590 09/19/2007
ANTONELLI, TERRY, STOUT & KRAUS, LLP.
1300 NORTH SEVENTEENTH STREET
SUITE 1800
ARLINGTON, VA 22209-3873

EXAMINER

ROJAS, MIDYS

ART UNIT	PAPER NUMBER
----------	--------------

2185

MAIL DATE	DELIVERY MODE
-----------	---------------

09/19/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/784,995	KAKI ET AL.	
	Examiner	Art Unit	
	Midys Rojas	2185	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 15 May 2007.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-17 is/are pending in the application.
 - 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-17 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 25 February 2004 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. 08/669,914.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date: _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date: _____	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

1. The Examiner is reopening prosecution of this application in order to present a clearer rejection to the claims. However, the examiner would like to point out that the Appeal Brief filed on 5/15/07 is non-compliant. The Summary of the Claimed Subject Matter is defective because appellant discussed both of the independent claims together. The rule requires a separate description of each independent claim.
2. Applicant's arguments presented in the Appeal Brief dated 5/15/07 with respect to the rejection(s) of claim(s) 1-17 under 35 USC 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Nishi (5,724,544) and Robinson et al. (5,388,248).

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishi (5,724,544) in view of Robinson et al. (5,388,248).

Regarding Claim 1, Nishi discloses a semiconductor storage apparatus to be coupled with a system bus (connector 22, Col. 4, lines 60-67) to receive a write request accompanied with first and second sectors of data (processor sends addresses for writing... and a write signal WR, Col. 5, lines 15-64), comprising,

Art Unit: 2185

a plurality of nonvolatile semiconductor memories (EEPROM 30 and 40) which store said first and second sectors of data therein (address is stored by EEPROM 30 which stores supervisory data and write signal is used to store picture data in EEPROM 40, Col. 2, lines 40-52), and

a control module (20) to be coupled with said system bus (through connector 22), and coupled with said plurality of nonvolatile semiconductor memories (as seen in figure 1),

wherein said control module sends a first erase command to one of said plurality of nonvolatile semiconductor memories to initiate a first internal erase operation of data within said one of said plurality of nonvolatile semiconductor memories (when access is for rewriting data, first erase command EE1 is sent to EEPROM 30, Col. 4, lines 12-31), and

wherein, after said first erase command has been sent, said control module sends a second erase command to another of said plurality of nonvolatile semiconductor memories (a second erase signal EE2 is then sent to EEPROM 40, Col. 4, lines 12-31), different from said one of said plurality of nonvolatile semiconductor memories to which said first erase command was sent (EEPROM 30 vs. EEPROM 40), to initiate a second internal erase operation of data within said other of said plurality of nonvolatile semiconductor memories.

Nishi does not teach initiating the second erase command while the first erase operation is still being performed in the first nonvolatile memory. Robinson et al. discloses performing simultaneous parallel write and erase operations in a group of flash EEPROMs (Col. 23, lines 48-55 and Col. 24, lines 63-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to perform the erase operations in parallel as done by Robinson in order to ensure minimum memory latency while also allowing

rapid erasure for the removal of old data in preparation for receiving new data (Robinson Col. 25, lines 1-6).

Regarding Claim 2, Nishi discloses a semiconductor storage apparatus (1), further comprising:

a buffer memory (204), coupled commonly with said plurality of nonvolatile semiconductor memories (see Figure 1), which holds said first and second sectors of data as write data to be written in to said plurality of nonvolatile semiconductor memories (data buffer temporarily stores data sent from processor to the memory card... Col. 3, line 63 – Col. 4, lines 11),

wherein said control module (20) responds to said write request (by the memory controllers 208 and 210 carrying out the accessing of the EEPROMS, Col. 4, lines 12-31), carries out read operations of said first and second sectors of data as said write data from said buffer memory and carries out write operations of said first and second sectors of data as said write data read out from said buffer memory into said plurality of nonvolatile semiconductor memories (executes write signals WR1 and WR2), wherein said write operations into said plurality of nonvolatile semiconductor memories are controlled by sending a first write command from said control module to one of said plurality of nonvolatile semiconductor memories (WR1 is sent by memory controller 208 to EEPROM 30) and by sending a second write command from said control module to another of said plurality of nonvolatile semiconductor memories different from said one to which said first write command has been sent (WR2 is sent by memory controller 210 to EEPROM 40).

Nishi does not teach initiating the second write command while the first write operation is still being performed in the first nonvolatile memory. Robinson et al. discloses performing simultaneous parallel write and erase operations in a group of flash EEPROMs (Col. 23, lines 48-55 and Col. 24, lines 63-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to perform the write operations in parallel as done by Robinson in order to ensure minimum memory latency while also allowing rapid erasure and programming of flash memories (Robinson Col. 25, lines 1-9).

Regarding Claims 3-4, Nishi discloses a semiconductor storage apparatus wherein one of the EEPROMS is a flashing EEPROM (see Col. 2, lines 40-51). Nishi does not teach each of said plurality of nonvolatile semiconductor memories being comprised of a flash memory semiconductor chip. Nishi does discuss the advantages of a flashing EEPROM (Col. 1, lines 36-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to include two flashing EEPROMs instead of just one, thus reducing the cost of production. In exchanging the current type of EEPROM for a flashing EEPROM, the system would have to be adjusted so that the header (or supervisory) data is stored in erasable or re-writable sections.

Regarding Claim 5, Nishi discloses a semiconductor storage apparatus (1) wherein said buffer memory (204) has a storage memory capacity corresponding to a plurality of sectors in units of one byte of data. Nishi does not teach a buffer with a capacity of 512 bytes, which is a sector capacity of a standard disk. Nishi discloses that the buffer can be used for storing data that is read out of memory section 10 (Col. 4, lines 63-67). Additionally, Nishi mentions that large capacities are necessary for the storage of picture data (Col. 4, lines 36-40). Since picture

data is stored within memory section 10, and a read request would require for picture data to be read out of memory section 10 and supplied to the processor via the buffer memory 204, it would have been obvious to one of ordinary skill in the art at the time the invention was made to increase the capacity of the buffer memory in order to accommodate for the storage of picture data. Sufficiently increasing the capacity also allows for the system to store more than one picture's worth of data, thus fulfilling read requests at a faster rate.

Regarding Claims 6-7, and 12-13, Nishi discloses a semiconductor storage apparatus wherein said control module includes a processor (the processor becomes part of the control means through its connection in connector 22, Col. 4, lines 60-67).

Regarding Claims 8-9, and 14-15, Nishi discloses a semiconductor storage apparatus wherein said control module (20) further includes an address controller (address identification 206, Col. 4, lines 1-11).

Regarding Claims 10-11, Nishi discloses a semiconductor storage apparatus wherein one of the EEPROMS is a flashing EEPROM (see Col. 2, lines 40-51). Nishi does not teach each of said plurality of nonvolatile semiconductor memories being comprised of a flash memory semiconductor chip. Nishi does discuss the advantages of a flashing EEPROM (Col. 1, lines 36-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to include two flashing EEPROMs instead of just one, thus reducing the cost of production. In exchanging the current type of EEPROM for a flashing EEPROM, the system would have to be adjusted so that the header (or supervisory) data is stored in erasable or re-writable sections.

Additionally, the system of Nishi teaches buffer memory (204) that has a storage memory capacity corresponding to a plurality of sectors in units of one byte of data. Nishi does not teach a buffer with a capacity of 512 bytes, which is a sector capacity of a standard disk. Nishi reveals that the buffer can be used for storing data that is read out of memory section 10 (Col. 4, lines 63-67). Nishi mentions that large capacities are necessary for the storage of picture data (Col. 4, lines 36-40). Since picture data is stored within memory section 10, and a read request would require for picture data to be read out of memory section 10 and supplied to the processor via the buffer memory 204, it would have been obvious to one of ordinary skill in the art at the time the invention was made to increase the capacity of the buffer memory in order to accommodate for the storage of picture data. Sufficiently increasing the capacity might also allow for the system to store more than one picture's worth of data, thus fulfilling read requests at a faster rate.

Claim 16 is rejected using the same rationale as that used in Claim 1.

Regarding Claim 17, Nishi discloses a semiconductor storage apparatus wherein said control module (system controller 212, which is part of control module 20) carries out a status polling operation in an order of said nonvolatile semiconductor memories to which said control module sent said erase commands after said control module sent said erase commands to all of said nonvolatile semiconductor memories ("continuously sends a signal BUSY to the processor to report that processing is underway in the memory card", Col. 4, lines 32-38).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

- 5,602,987 (Harari et al.) Flash EEPROM System

Art Unit: 2185

- 5,544,356 (Robinson et al.) Block-eraseable Non-volatile Semiconductor Memory

Which Tracks and Stores the Total Number of Write/Erase Cycles for Each Block

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


/Midys Rojas/

Midys Rojas

Examiner

Art Unit 2185

MR



SANJIV SHAH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100